aboutsummaryrefslogtreecommitdiff
path: root/fpkb_v2/fpkb_v2_hotswap.dsn
diff options
context:
space:
mode:
authortslil clingman <tslil@posteo.de>2022-09-28 00:12:11 +0200
committertslil clingman <tslil@posteo.de>2022-09-28 00:20:29 +0200
commit785fa20b4e4a5372857f6f033b9d478685460cea (patch)
treedf5ef4b2a3ead571a7de84c1bb2395917b5f4fee /fpkb_v2/fpkb_v2_hotswap.dsn
parentc4e7a97fd7efecdb85f362f04434ea8470a1927f (diff)
Throwing in kicad stuff
Diffstat (limited to 'fpkb_v2/fpkb_v2_hotswap.dsn')
-rw-r--r--fpkb_v2/fpkb_v2_hotswap.dsn508
1 files changed, 508 insertions, 0 deletions
diff --git a/fpkb_v2/fpkb_v2_hotswap.dsn b/fpkb_v2/fpkb_v2_hotswap.dsn
new file mode 100644
index 0000000..dee7566
--- /dev/null
+++ b/fpkb_v2/fpkb_v2_hotswap.dsn
@@ -0,0 +1,508 @@
+(pcb /home/tslil/store/keyboard/fpkb_v2/fpkb_v2_hotswap.dsn
+ (parser
+ (string_quote ")
+ (space_in_quoted_tokens on)
+ (host_cad "KiCad's Pcbnew")
+ (host_version "(6.0.7)")
+ )
+ (resolution um 10)
+ (unit um)
+ (structure
+ (layer F.Cu
+ (type signal)
+ (property
+ (index 0)
+ )
+ )
+ (layer B.Cu
+ (type signal)
+ (property
+ (index 1)
+ )
+ )
+ (boundary
+ (path pcb 0 210800 -81252.8 210987 -81309.7 211160 -81402.1 211312 -81526.5
+ 211436 -81678 211528 -81850.9 211585 -82038.5 211605 -82233.6
+ 211605 -83639.9 211627 -83850.3 211693 -84051.2 211800 -84233.7
+ 211943 -84389.7 212115 -84512.1 212310 -84595.5 212517 -84636.1
+ 233062 -86433.5 233254 -86469.6 233436 -86542.7 233600 -86649.8
+ 233740 -86786.9 233851 -86948.7 233928 -87129 233968 -87320.8
+ 233971 -87516.8 233849 -88911.5 233851 -89107.5 233891 -89299.4
+ 233968 -89479.7 234079 -89641.5 234219 -89778.6 234383 -89885.7
+ 234565 -89958.7 234758 -89994.9 269624 -93045.3 269817 -93081.5
+ 269999 -93154.5 270163 -93261.6 270303 -93398.7 270414 -93560.5
+ 270491 -93740.8 270531 -93932.6 270533 -94128.7 267570 -127999
+ 266089 -144935 266052 -145127 265979 -145309 265872 -145473
+ 265735 -145613 265573 -145724 265393 -145801 265201 -145842
+ 265005 -145844 255932 -145050 255732 -145052 255538 -145094
+ 255355 -145174 255192 -145288 255055 -145432 254949 -145601
+ 254879 -145787 252612 -154247 252580 -154431 252584 -154618
+ 252622 -154800 252694 -154973 252796 -155129 252925 -155264
+ 253078 -155372 266799 -163294 266958 -163408 267092 -163551
+ 267196 -163717 267265 -163901 267297 -164094 267291 -164290
+ 267246 -164481 267165 -164660 258665 -179382 258551 -179541
+ 258408 -179675 258241 -179779 258058 -179848 257864 -179880
+ 257669 -179874 257478 -179829 257299 -179748 241939 -170880
+ 241821 -170822 241697 -170780 224565 -166189 224382 -166120
+ 224215 -166017 224072 -165883 223958 -165723 223877 -165545
+ 223833 -165354 223826 -165158 223858 -164965 229498 -143915
+ 229530 -143724 229524 -143531 229481 -143342 229403 -143165
+ 229292 -143006 229152 -142872 228990 -142767 228810 -142696
+ 228619 -142660 228146 -142619 227953 -142583 227771 -142510
+ 227607 -142403 227467 -142265 227356 -142104 227279 -141923
+ 227239 -141732 227237 -141536 227359 -140141 227357 -139945
+ 227317 -139753 227240 -139573 227129 -139411 226989 -139274
+ 226825 -139167 226643 -139094 226450 -139058 210511 -137663
+ 210318 -137627 210136 -137554 209972 -137447 209832 -137310
+ 209721 -137148 209644 -136968 209604 -136776 209602 -136580
+ 209712 -135321 209709 -135114 209663 -134912 209576 -134724
+ 209453 -134558 209298 -134421 209118 -134318 208922 -134255
+ 208716 -134234 194493 -134234 194287 -134255 194090 -134318
+ 193910 -134421 193755 -134558 193632 -134724 193546 -134912
+ 193500 -135114 193496 -135321 193750 -138219 193748 -138415
+ 193708 -138607 193631 -138788 193520 -138949 193380 -139086
+ 193216 -139194 193034 -139267 192841 -139303 176790 -140707
+ 176587 -140746 176397 -140827 176226 -140944 176084 -141094
+ 175976 -141271 175906 -141466 175878 -141671 175893 -141877
+ 177608 -151607 177623 -151802 177600 -151997 177539 -152183
+ 177443 -152354 177315 -152503 177161 -152624 176986 -152712
+ 176797 -152765 159071 -155891 158875 -155906 158681 -155882
+ 158494 -155821 158323 -155725 158175 -155597 158054 -155443
+ 157965 -155268 157912 -155080 149056 -104854 149041 -104659
+ 149065 -104464 149126 -104278 149222 -104107 149349 -103958
+ 149504 -103837 149678 -103749 149867 -103696 169435 -100246
+ 169638 -100187 169825 -100087 169986 -99950 170115 -99782.2
+ 170205 -99591.1 170254 -99385.1 170258 -99173.6 169381 -89156.6
+ 169383 -88960.6 169424 -88768.8 169501 -88588.5 169611 -88426.7
+ 169751 -88289.6 169916 -88182.5 170098 -88109.4 170290 -88073.3
+ 190692 -86288.4 190899 -86247.8 191094 -86164.4 191266 -86042
+ 191409 -85886 191516 -85703.5 191582 -85502.5 191605 -85292.2
+ 191605 -82233.6 191624 -82038.5 191681 -81850.9 191773 -81678
+ 191897 -81526.5 192049 -81402.1 192222 -81309.7 192409 -81252.8
+ 192605 -81233.6 210605 -81233.6 210800 -81252.8)
+ )
+ (plane GND (polygon F.Cu 0 355600 -203200 101600 -203200 101600 -50800 355600 -50800
+ 355600 -203200))
+ (via "Via[0-1]_800:400_um")
+ (rule
+ (width 250)
+ (clearance 200.1)
+ (clearance 200.1 (type default_smd))
+ (clearance 50 (type smd_smd))
+ )
+ )
+ (placement
+ (component PG1350
+ (place S1 166284.255000 -144972.207000 front 10.000000)
+ (place S3 163332.236000 -128230.475000 front 10.000000)
+ (place S5 160380.217000 -111488.743000 front 10.000000)
+ (place S7 183047.270000 -130623.349000 front 5.000000)
+ (place S9 181565.622000 -113688.039000 front 5.000000)
+ (place S11 180083.975000 -96752.729000 front 5.000000)
+ (place S13 201604.557000 -124733.562000 front 0.000000)
+ (place S15 201604.557000 -107733.562000 front 0.000000)
+ (place S17 201604.557000 -90733.562000 front 0.000000)
+ (place S19 220304.557000 -128983.562000 front -5.000000)
+ (place S21 221786.205000 -112048.252000 front -5.000000)
+ (place S23 223267.852000 -95112.942000 front -5.000000)
+ (place S25 237939.732000 -133939.427000 front -5.000000)
+ (place S27 239421.380000 -117004.118000 front -5.000000)
+ (place S29 240903.027000 -100068.808000 front -5.000000)
+ (place S31 235717.261000 -159342.392000 front -15.000000)
+ (place S33 254254.860000 -167020.917000 front -30.000000)
+ )
+ (component PG1350::1
+ (place S2 166284.255000 -144972.207000 front -170.000000)
+ (place S4 163332.236000 -128230.475000 front -170.000000)
+ (place S6 160380.217000 -111488.743000 front -170.000000)
+ )
+ (component PG1350::2
+ (place S8 183047.270000 -130623.349000 front -175.000000)
+ (place S10 181565.622000 -113688.039000 front -175.000000)
+ (place S12 180083.975000 -96752.729000 front -175.000000)
+ )
+ (component PG1350::3
+ (place S14 201604.557000 -124733.562000 front 180.000000)
+ (place S16 201604.557000 -107733.562000 front 180.000000)
+ (place S18 201604.557000 -90733.562000 front 180.000000)
+ )
+ (component PG1350::4
+ (place S20 220304.557000 -128983.562000 front 175.000000)
+ (place S22 221786.205000 -112048.252000 front 175.000000)
+ (place S24 223267.852000 -95112.942000 front 175.000000)
+ (place S26 237939.732000 -133939.427000 front 175.000000)
+ (place S28 239421.380000 -117004.118000 front 175.000000)
+ (place S30 240903.027000 -100068.808000 front 175.000000)
+ )
+ (component PG1350::5
+ (place S32 235717.261000 -159342.392000 front 165.000000)
+ )
+ (component PG1350::6
+ (place S34 254254.860000 -167020.917000 front 150.000000)
+ )
+ (component ProMicro
+ (place MCU1 259588.000000 -110236.000000 front -95.000000)
+ )
+ (component "TRRS-PJ-320A-dual"
+ (place REF** 265746.028000 -137375.983000 front -95.000000 (PN "TRRS-PJ-320A-dual"))
+ )
+ )
+ (library
+ (image PG1350
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Rect[B]Pad_2600x2600_um 1 -3275 5950)
+ (pin Rect[B]Pad_2600x2600_um 2 8275 3750)
+ (pin Rect[T]Pad_2600x2600_um 1@1 3275 5950)
+ (pin Rect[T]Pad_2600x2600_um 2@1 -8275 3750)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ (keepout "" (circle F.Cu 3000 5000 3750))
+ (keepout "" (circle B.Cu 3000 5000 3750))
+ (keepout "" (circle F.Cu 3000 0 5950))
+ (keepout "" (circle B.Cu 3000 0 5950))
+ (keepout "" (circle F.Cu 3000 -5000 3750))
+ (keepout "" (circle B.Cu 3000 -5000 3750))
+ (keepout "" (circle F.Cu 3000 0 5950))
+ (keepout "" (circle B.Cu 3000 0 5950))
+ )
+ (image PG1350::1
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 170) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 170) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 170) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 170) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image PG1350::2
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 175) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 175) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 175) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 175) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image PG1350::3
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 180) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 180) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 180) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 180) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image PG1350::4
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 185) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 185) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 185) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 185) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image PG1350::5
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 195) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 195) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 195) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 195) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image PG1350::6
+ (outline (path signal 150 -7000 6000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -6000 -7000))
+ (outline (path signal 150 -6000 7000 -7000 7000))
+ (outline (path signal 150 -7000 -7000 -7000 -6000))
+ (outline (path signal 150 7000 -6000 7000 -7000))
+ (outline (path signal 150 7000 7000 6000 7000))
+ (outline (path signal 150 6000 -7000 7000 -7000))
+ (outline (path signal 150 7000 7000 7000 6000))
+ (outline (path signal 150 -9000 8500 9000 8500))
+ (outline (path signal 150 9000 8500 9000 -8500))
+ (outline (path signal 150 9000 -8500 -9000 -8500))
+ (outline (path signal 150 -9000 -8500 -9000 8500))
+ (pin Round[A]Pad_2032_um (rotate 210) 1 5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 210) 2 0 5900)
+ (pin Round[A]Pad_2032_um (rotate 210) 1@1 -5000 3800)
+ (pin Round[A]Pad_2032_um (rotate 210) 2@1 0 5900)
+ (keepout "" (circle F.Cu 3429))
+ (keepout "" (circle B.Cu 3429))
+ (keepout "" (circle F.Cu 1701.8 5500 0))
+ (keepout "" (circle B.Cu 1701.8 5500 0))
+ (keepout "" (circle F.Cu 1701.8 -5500 0))
+ (keepout "" (circle B.Cu 1701.8 -5500 0))
+ )
+ (image ProMicro
+ (outline (path signal 150 -19304 3810 -14224 3810))
+ (outline (path signal 150 -19304 -3810 -19304 3810))
+ (outline (path signal 150 -14224 -3810 -19304 -3810))
+ (outline (path signal 150 -14224 3810 -14224 -3810))
+ (outline (path signal 150 -17780 -8890 15240 -8890))
+ (outline (path signal 150 15240 -8890 15240 8890))
+ (outline (path signal 150 15240 8890 -17780 8890))
+ (outline (path signal 150 -17780 8890 -17780 -8890))
+ (outline (path signal 150 -15240 -6350 -12700 -6350))
+ (outline (path signal 150 -15240 -6350 -15240 -8890))
+ (outline (path signal 150 -12700 -6350 -12700 -8890))
+ (pin Rect[A]Pad_1752.6x1752.6_um 1 -13970 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 2 -11430 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 3 -8890 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 4 -6350 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 5 -3810 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 6 -1270 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 7 1270 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 8 3810 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 9 6350 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 10 8890 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 11 11430 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 12 13970 -7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 13 -13970 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 14 -11430 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 15 -8890 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 16 -6350 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 17 -3810 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 18 -1270 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 19 1270 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 20 3810 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 21 6350 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 22 8890 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 23 11430 7620)
+ (pin Round[A]Pad_1752.6_um (rotate 95) 24 13970 7620)
+ )
+ (image "TRRS-PJ-320A-dual"
+ (outline (path signal 150 500 2000 -5100 2000))
+ (outline (path signal 150 -5100 0 -5100 2000))
+ (outline (path signal 150 500 0 500 2000))
+ (outline (path signal 150 -5350 0 -5350 -12100))
+ (outline (path signal 150 750 0 750 -12100))
+ (outline (path signal 150 750 -12100 -5350 -12100))
+ (outline (path signal 150 750 0 -5350 0))
+ (pin Oval[A]Pad_1600x2200_um 1 0 -11300)
+ (pin Oval[A]Pad_1600x2200_um 2 -4600 -10200)
+ (pin Oval[A]Pad_1600x2200_um 3 -4600 -6200)
+ (pin Oval[A]Pad_1600x2200_um 4 -4600 -3200)
+ (pin Oval[A]Pad_1600x2200_um 1@1 -4600 -11300)
+ (pin Oval[A]Pad_1600x2200_um 2@1 0 -10200)
+ (pin Oval[A]Pad_1600x2200_um 3@1 0 -6200)
+ (pin Oval[A]Pad_1600x2200_um 4@1 0 -3200)
+ (keepout "" (circle F.Cu 1500 -2300 -8600))
+ (keepout "" (circle B.Cu 1500 -2300 -8600))
+ (keepout "" (circle F.Cu 1500 -2300 -1600))
+ (keepout "" (circle B.Cu 1500 -2300 -1600))
+ )
+ (padstack Round[A]Pad_1752.6_um
+ (shape (circle F.Cu 1752.6))
+ (shape (circle B.Cu 1752.6))
+ (attach off)
+ )
+ (padstack Round[A]Pad_2032_um
+ (shape (circle F.Cu 2032))
+ (shape (circle B.Cu 2032))
+ (attach off)
+ )
+ (padstack Oval[A]Pad_1600x2200_um
+ (shape (path F.Cu 1600 0 -300 0 300))
+ (shape (path B.Cu 1600 0 -300 0 300))
+ (attach off)
+ )
+ (padstack Rect[B]Pad_2600x2600_um
+ (shape (rect B.Cu -1300 -1300 1300 1300))
+ (attach off)
+ )
+ (padstack Rect[T]Pad_2600x2600_um
+ (shape (rect F.Cu -1300 -1300 1300 1300))
+ (attach off)
+ )
+ (padstack Rect[A]Pad_1752.6x1752.6_um
+ (shape (rect F.Cu -876.3 -876.3 876.3 876.3))
+ (shape (rect B.Cu -876.3 -876.3 876.3 876.3))
+ (attach off)
+ )
+ (padstack "Via[0-1]_800:400_um"
+ (shape (circle F.Cu 800))
+ (shape (circle B.Cu 800))
+ (attach off)
+ )
+ )
+ (network
+ (net GND
+ (pins S1-1 S1-1@1 S2-1 S2-1@1 S3-1 S3-1@1 S4-1 S4-1@1 S5-1 S5-1@1 S6-1 S6-1@1
+ S7-1 S7-1@1 S8-1 S8-1@1 S9-1 S9-1@1 S10-1 S10-1@1 S11-1 S11-1@1 S12-1 S12-1@1
+ S13-1 S13-1@1 S14-1 S14-1@1 S15-1 S15-1@1 S16-1 S16-1@1 S17-1 S17-1@1 S18-1
+ S18-1@1 S19-1 S19-1@1 S20-1 S20-1@1 S21-1 S21-1@1 S22-1 S22-1@1 S23-1 S23-1@1
+ S24-1 S24-1@1 S25-1 S25-1@1 S26-1 S26-1@1 S27-1 S27-1@1 S28-1 S28-1@1 S29-1
+ S29-1@1 S30-1 S30-1@1 S31-1 S31-1@1 S32-1 S32-1@1 S33-1 S33-1@1 S34-1 S34-1@1
+ MCU1-2 MCU1-15 MCU1-16 REF**-1 REF**-2 REF**-1@1 REF**-2@1)
+ )
+ (net matrix_pinky_bottom
+ (pins S1-2 S1-2@1 S2-2 S2-2@1 MCU1-21)
+ )
+ (net matrix_pinky_home
+ (pins S3-2 S3-2@1 S4-2 S4-2@1 MCU1-14)
+ )
+ (net matrix_pinky_top
+ (pins S5-2 S5-2@1 S6-2 S6-2@1 MCU1-9)
+ )
+ (net matrix_ring_bottom
+ (pins S7-2 S7-2@1 S8-2 S8-2@1 MCU1-20)
+ )
+ (net matrix_ring_home
+ (pins S9-2 S9-2@1 S10-2 S10-2@1 MCU1-13)
+ )
+ (net matrix_ring_top
+ (pins S11-2 S11-2@1 S12-2 S12-2@1 MCU1-8)
+ )
+ (net matrix_middle_bottom
+ (pins S13-2 S13-2@1 S14-2 S14-2@1 MCU1-19)
+ )
+ (net matrix_middle_home
+ (pins S15-2 S15-2@1 S16-2 S16-2@1 MCU1-12)
+ )
+ (net matrix_middle_top
+ (pins S17-2 S17-2@1 S18-2 S18-2@1 MCU1-7)
+ )
+ (net matrix_index_bottom
+ (pins S19-2 S19-2@1 S20-2 S20-2@1 MCU1-18)
+ )
+ (net matrix_index_home
+ (pins S21-2 S21-2@1 S22-2 S22-2@1 MCU1-11)
+ )
+ (net matrix_index_top
+ (pins S23-2 S23-2@1 S24-2 S24-2@1 MCU1-6)
+ )
+ (net matrix_inner_bottom
+ (pins S25-2 S25-2@1 S26-2 S26-2@1 MCU1-17)
+ )
+ (net matrix_inner_home
+ (pins S27-2 S27-2@1 S28-2 S28-2@1 MCU1-10)
+ )
+ (net matrix_inner_top
+ (pins S29-2 S29-2@1 S30-2 S30-2@1 MCU1-5)
+ )
+ (net thumb_tucky
+ (pins S31-2 S31-2@1 S32-2 S32-2@1 MCU1-22)
+ )
+ (net thumb_reachy
+ (pins S33-2 S33-2@1 S34-2 S34-2@1 MCU1-23)
+ )
+ (net RAW
+ (pins MCU1-1)
+ )
+ (net RST
+ (pins MCU1-3)
+ )
+ (net VCC
+ (pins MCU1-4 REF**-4 REF**-4@1)
+ )
+ (net P9
+ (pins MCU1-24 REF**-3 REF**-3@1)
+ )
+ (class kicad_default "" GND P9 RAW RST VCC matrix_index_bottom matrix_index_home
+ matrix_index_top matrix_inner_bottom matrix_inner_home matrix_inner_top
+ matrix_middle_bottom matrix_middle_home matrix_middle_top matrix_pinky_bottom
+ matrix_pinky_home matrix_pinky_top matrix_ring_bottom matrix_ring_home
+ matrix_ring_top thumb_reachy thumb_tucky
+ (circuit
+ (use_via Via[0-1]_800:400_um)
+ )
+ (rule
+ (width 250)
+ (clearance 200.1)
+ )
+ )
+ )
+ (wiring
+ )
+)